

# VLSI Design Fundamentals

## Low-Power Design


Professor Yusuf Leblebici  
Microelectronic Systems Laboratory (LSM)

yusuf.leblebici@epfl.ch

1

Integrated System  
Design

## Why worry about power? Intel vs. Duracell



2

Integrated System  
Design

## Current Battery Technology is Inadequate

Battery	Rechargeable?	Wh/lb	Wh/litre
Alkaline MnO <sub>2</sub>	NO	65.8	347
Silver Oxide	NO	60	500
Li/MnO <sub>2</sub>	NO	105	550
Zinc Air	NO	140	1150
NiCd	YES	23	125
Li-Polymer	YES	65-90	300-415

- Example: 20-watt battery
  - NiCd weighs 0.5 kg, lasts 1 hr, and costs \$20
  - Comparable Li-Ion lasts 3 hrs, but costs > 4x more

3

Integrated System  
Design


## Barriers to Future Voltage Scaling

- Voltage scaling requires threshold voltage  $V_t$  to be scaled as well (15% per generation)
  - ◆ this increases sub-threshold leakage current
  - ◆ impact on power consumption and circuit robustness
- Leakage power
  - ◆ total leakage current goes up 7.5x per generation
  - ◆ leakage power power by 5x
  - ◆ soon will become a significant portion of total
    - active power remains constant for constant die size
  - ◆ leakage power, and therefore total power, can be substantially reduced by cooling
    - Essential to control die temperature
    - power density ( $W/cm^2$ ): 0.6 micron chips surpassed a hot plate!

4

Integrated System  
Design


## Where does the Power Go?



5

Integrated System Design

## Power Consumption for a Computer with Wireless NIC



6

Integrated System Design

## Power Consumption in Post-PC Devices

- Pocket computers, PDAs, wireless pads, wireless sensors, pagers, cell phones
- Energy and power usage of these devices is markedly different from laptop and notebook computers
  - ◆ much wider dynamic range of power demand
  - ◆ share of memory, communication and signal processing subsystems become more important
    - disk storage and displays disappear or become simpler
- Design of power-aware higher layer applications and protocols need to be re-evaluated

7

Integrated System  
Design

## Metrics for Power

- Power
  - sets battery life in hours
  - problem: power  $\propto$  frequency (slow the system!)
- Energy per operation
  - fixes obvious problem with the power metric
  - but can cheat by doing stuff that will slow the chip
    - Energy/op = Power \* Delay/op
- Metric should capture both energy and performance: e.g. Energy/Op \* Delay/Op
  - Energy\*Delay = Power\*(Delay/Op)<sup>2</sup>

8

Integrated System  
Design

## Power


- As complexity and performance has increased, so has the power dissipated in CMOS chips. Today, some CMOS chips dissipate over 50W. In addition to this growing power dissipation in the high-end chips, there is a large interest in portable electronics, where low power operation is very important. Thus power has become an important design parameter to optimize.
- In CMOS circuits most of the power is dissipated in charging and discharging the load capacitance when a gate switches. This so-called dynamic power is consumed when charge is pulled from the Vdd supply to charge up the capacitor, and then this charge is returned to the Gnd supply when the capacitor is discharged. Since energy was needed to add this charge to the power supply, this action loses energy.

## Power in CMOS gates

$$P_{total} = \underbrace{\alpha \cdot C \cdot V^2 \cdot f_{clk}}_{\text{Dynamic}} + \underbrace{V_{dd} \cdot I_{short-circuit}}_{\text{Short-circuit}} + \underbrace{V_{dd} \cdot I_{leakage}}_{\text{Leakage}}$$

- Power is governed by the 3 part equation above
  - Dynamic  $CV^2F$  (switching) power
    - Currently the largest part, but can make it smaller by lowering Vdd and Vth
  - Leakage Power
    - Subthreshold conduction – gets larger when Vth is lowered
    - Reverse leakage of diodes
  - Short-circuit (crowbar) current
    - Both pull-up and pull-down devices are partially conducting for a small, but finite amount of time
    - Small (<10%) in a well designed circuit, acts like dynamic power (happens only on a transition) so we won't worry about it here

## A Closer Look at Average Dynamic Power



$$P_{dynamic} = \frac{1}{2} \alpha C_{switched} \cdot V_{dd} \cdot V_{swing} \cdot f_{CLK}$$


$$C_{drain} + \sum C_{wire} + \sum C_{gate}$$

- Capacitance (C)
  - Gate and parasitic source/drain capacitances
  - Wires or interconnects
- $V^2 = V_{dd} \cdot V_{swing}$ 
  - Power supply voltage ( $V_{dd}$ ) and output swing ( $V_{swing}$ )
- $f_{CLK}$  - frequency of operation
- Activity factor ( $\alpha$  – the number of times the node switches/cycle)
  - not all nodes switch every cycle – data dependent
  - Internal nodes can switch without changing the output

11

Integrated System Design

## Leakage Power



$$I_{subthreshold} = I_0 \cdot e^{\frac{q(V_{gs} - V_T)}{akT}}$$

$$I_{reverse} = A \cdot J_s \left( e^{\frac{qV_{bias}}{kT}} - 1 \right)$$

- Mostly depends on processing parameters and operating conditions (i.e. temperature and voltage)
- Reverse leakage current of reverse biased pn-junctions
- Subthreshold conduction in pMOS although OFF
- Getting to be larger percentage due to aggressive scaling
  - Leakage in memory arrays is becoming more of a concern

$$P_{leakage} = V_{dd} \cdot (I_{reverse} + I_{subthreshold})$$


12

Integrated System Design

## Low-Power Options

- Reduce  $\alpha$  and C
  - Reduce switching activity by optimizing algorithms, architecture, logic topology, etc.
  - Glitch reduction
  - Clock gating
    - Clocks consume >30% of power
- Reduce V<sub>DD</sub> and/or clock frequency
  - Both will reduce performance
- Reduce V<sub>swing</sub>
  - Low swing busses and logic
  - But then you need to figure out how to use small signals
- Good Engineering!

## Dynamic Power Consumption




$$\text{Energy/transition} = C_L * V_{DD}^2 * P_{0 \rightarrow 1}^{f_{0 \rightarrow 1}}$$

$$P_{\text{dyn}} = \text{Energy/transition} * f = C_L * V_{DD}^2 * P_{0 \rightarrow 1} * f$$

$$P_{\text{dyn}} = C_{\text{EFF}} * V_{DD}^2 * f \quad \text{where } C_{\text{EFF}} = P_{0 \rightarrow 1} * C_L$$

Not a function of transistor sizes!  
Data dependent - a function of switching activity!

## Short Circuit Power Consumption



Finite slope of the input signal causes a direct current path between  $V_{DD}$  and GND for a short period of time during switching when both the NMOS and PMOS transistors are conducting.

## Review: Energy & Power Equations

$$E = C_L V_{DD}^2 P_{0 \rightarrow 1} + t_{sc} V_{DD} I_{peak} P_{0 \rightarrow 1} + V_{DD} I_{leakage}$$

$$f_{0 \rightarrow 1} = P_{0 \rightarrow 1} * f_{clock}$$

$$P = C_L V_{DD}^2 f_{0 \rightarrow 1} + t_{sc} V_{DD} I_{peak} f_{0 \rightarrow 1} + V_{DD} I_{leakage}$$

Dynamic power  
(~90% today and  
decreasing  
relatively)

Short-circuit  
power  
(~8% today and  
decreasing  
absolutely)

Leakage power  
(~2% today and  
increasing)



## Reducing the Power Dissipation

The power dissipation can be minimized by reducing:

- supply voltage
- load capacitance
- switching activity

Reducing the supply voltage brings quadratic improvement.  
Reducing the load capacitance contributes to the improvement of both power dissipation and circuit speed.

- Reduce the active load:
- Minimize the circuits
  - Use more efficient design
  - Charge recycling
  - More efficient layout


- Technology scaling:
- The highest win
  - Thresholds should scale
  - Leakage starts to bite
  - Dynamic voltage scaling

$$P_{sw} = k C_L V_{cc}^2 f_{CLK}$$

- Reduce Switching Activity:
- Conditional clock
  - Conditional precharge
  - Switching-off inactive blocks
  - Conditional execution

- Run it slower:
- Use parallelism
  - Less pipeline stages
  - Use double-edge flip-flop

## Disturbing Predictions for Power



19

Integrated System Design

## TSMC Processes Leakage and $V_T$

	CL018 G	CL018 LP	CL018 ULP	CL018 HS	CL015 HS	CL013 HS
$V_{dd}$	1.8 V	1.8 V	1.8 V	2 V	1.5 V	1.2 V
$T_{ox}$ (effective)	42 Å	42 Å	42 Å	42 Å	29 Å	24 Å
$L_{gate}$	0.16 μm	0.16 μm	0.18 μm	0.13 μm	0.11 μm	0.08 μm
$I_{DSat}$ (n/p) (μA/μm)	600/260	500/180	320/130	780/360	860/370	920/400
$I_{off}$ (leakage) (pA/μm)	20	1.60	0.15	300	1,800	13,000
$V_{Tn}$	0.42 V	0.63 V	0.73 V	0.40 V	0.29 V	0.25 V
FET Perf. (GHz)	30	22	14	43	52	80

20

Integrated System Design

## Controlling $V_{DD}$ and $V_{TH}$ for low power

Low power  $\rightarrow$  Low  $V_{DD}$   $\rightarrow$  Low speed  $\rightarrow$  Low  $V_{TH}$   $\rightarrow$  High leakage  $\rightarrow$   $V_{DD}$ - $V_{TH}$  control

	Active	Stand-by
Multiple $V_{TH}$	Dual- $V_{TH}$	MTCMOS
Variable $V_{TH}$	$V_{TH}$ hopping	VTCMOS
Multiple $V_{DD}$	Dual- $V_{DD}$	Boosted gate MOS
Variable $V_{DD}$	$V_{DD}$ hopping	

Software-hardware cooperation


Technology-circuit cooperation

- \*) MTCMOS: Multi-Threshold CMOS
- \*) VTCMOS: Variable Threshold CMOS
- Multiple : spatial assignment
- Variable : temporal assignment

Integrated System Design

21

## Dual- $V_{TH}$ concept




Integrated System Design


22 (\* from Prof. T. Sakurai)

## Clustered Voltage Scaling for Multiple $V_{DD}$ 's

### Conventional Design



### CVS Structure



Lower  $V_{DD}$  portion is shown as shaded

Once  $V_L$  is applied to a logic gate,  $V_L$  is applied to subsequent logic gates until F/F's to eliminate DC current paths. F/F's restore  $V_H$ .

M.Takahashi et al., "A 60mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme," ISSCC, pp.36-37, Feb.1998.

23


Integrated System Design

## $V_{DD}$ should be as low as possible

Energy consumption is proportional to the square of  $V_{DD}$ .



$V_{DD}$  should be lowered to the minimum level which ensures the real-time operation.



24

Integrated System Design

## TransMeta Example

### LongRun Technology Demonstration

MHz	Voltage	% Full Power
700	1.65	100%
400	1.4	41%
333	1.2	25%

$$\text{Power} = C \times V^2 \times F = 400\text{MHz}/700\text{MHz} \times 1.4V^2/1.65V^2 = 41\%$$

- ◆ Crusoe processor starts off at 700MHz
- ◆ DVD movie requires between 333 and 400MHz
- ◆ Power is reduced to 25 or 41% of full power
- ◆ The result is extended DVD playtime

25

Integrated System  
Design

## TransMeta Example

### LongRun Technology in Operation

- ◆ Crusoe processor starts off at 700MHz
- ◆ Code Morphing software detects user activity
- ◆ The software dynamically adjusts MHz and voltage to the most efficient power level

Crusoe Processor  
AC/DC Modes


MHz	Voltage
700	1.65
667	1.65
633	1.60
600	1.60
566	1.55
533	1.55
500	1.50
466	1.50
433	1.45
400	1.40
366	1.35
333	1.30
300	1.25
266	1.20
233	1.15
200	1.10

26

Integrated System  
Design

## TransMeta Example

### Dynamic Software Execution (2nd Pass)




27

Integrated System  
Design

## TransMeta Example

### Processor Thermal Comparison



28

Integrated System  
Design

## Why is lowering VDD not enough ?

- Total P can be minimized by lower V
  - lower V are a natural result of smaller feature sizes
- But... transistor speeds decrease dramatically as V is reduced to close to “threshold voltage”
  - performance goals may not be met
  - $t_d = CV / k(V-V_t)^\alpha$  where  $\alpha$  is between 1-2
- Why not lower this “threshold voltage”?
  - makes noise margin and  $I_{leak}$  worse!
- Need to do smarter voltage scaling!

29

Integrated System  
Design

## Reducing the Supply Voltage: Architectural Approach


- Operate at reduced voltage at lower speed
- Use architecture optimization to compensate for slower operation
  - e.g. concurrency, pipelining via compiler techniques
- Architecture bottlenecks limit voltage reduction
  - degradation of speed-up
  - interconnect overheads
- Similar idea for memory: slower and parallel

**Trade-off AREA for lower POWER**

30

Integrated System  
Design

## Example: Reference Datapath




Area = 636 x 833  $\mu^2$

- Critical path delay:  $T_{\text{adder}} + T_{\text{comparator}} = 25 \text{ ns}$
- Frequency:  $f_{\text{ref}} = 40 \text{ MHz}$
- Total switched capacitance =  $C_{\text{ref}}$
- $V_{\text{dd}} = V_{\text{ref}} = 5\text{V}$
- Power for reference datapath =  $P_{\text{ref}} = C_{\text{ref}} V_{\text{ref}}^2 f_{\text{ref}}$

31

Integrated System Design

## Parallel Datapath



Area = 1476 x 1219  $\mu^2$


- The clock rate can be reduced by x2 with the same throughput:  $f_{\text{par}} = f_{\text{ref}}/2 = 20 \text{ MHz}$
- Total switched capacitance =  $C_{\text{par}} = 2.15C_{\text{ref}}$
- $V_{\text{par}} = V_{\text{ref}}/1.7$
- $P_{\text{par}} = (2.15C_{\text{ref}})(V_{\text{ref}}/1.7)^2(f_{\text{ref}}/2) = 0.36P_{\text{ref}}$

32

Integrated System Design



## Pipelined Datapath



- $f_{\text{pipe}} = f_{\text{ref}}$
- $C_{\text{pipe}} = 1.1C_{\text{ref}}$
- $V_{\text{pipe}} = V_{\text{ref}}/1.7$
- Voltage can be dropped while maintaining the original throughput
- $P_{\text{pipe}} = C_{\text{pipe}} V_{\text{pipe}}^2 f_{\text{pipe}} = (1.1C_{\text{ref}})(V_{\text{ref}}/1.7)^2 f_{\text{ref}} = 0.37P_{\text{ref}}$

33

Integrated System Design

## Datapath Architecture-Power Trade-off Summary

Datapath Architecture	Voltage	Area	Power
Original	5V	1	1
Pipelined	2.9V	1.3	0.37
Parallel	2.9V	3.4	0.34
Pipeline-Parallel	2.0V	3.7	0.18

34

Integrated System Design

## Power Dissipation Depends on Switching Activity !

**Power = Energy/transition \* transition rate**

$$= C_L * V_{dd}^2 * f_{0 \rightarrow 1}$$

$$= C_L * V_{dd}^2 * P_{0 \rightarrow 1} * f$$

$$= C_{EFF} * V_{dd}^2 * f$$

**Power Dissipation is Data Dependent  
Function of *Switching Activity***

$$C_{EFF} = \text{Effective Capacitance} = C_L * P_{0 \rightarrow 1}$$

35

Integrated System  
Design

## Example: Static 2 Input NOR Gate

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Truth Table of 2 input NOR gate

Assume:

$$P(A=1) = 1/2$$

$$P(B=1) = 1/2$$

Then:

$$P(\text{Out}=1) = 1/4$$

$$P(0 \rightarrow 1)$$

$$= P(\text{Out}=0) * P(\text{Out}=1)$$

$$= 3/4 \times 1/4 = 3/16$$

$$C_{EFF} = 3/16 * C_L$$

36

Integrated System  
Design

## Transition Probabilities for Basic Gates

	$P_{0 \rightarrow 1}$
<b>AND</b>	$(1 - P_A P_B) P_A P_B$
<b>OR</b>	$(1 - P_A)(1 - P_B)(1 - (1 - P_A)(1 - P_B))$
<b>EXOR</b>	$(1 - (P_A + P_B - 2P_A P_B))(P_A + P_B - 2P_A P_B)$


Switching Activity for Static CMOS

$$P_{0 \rightarrow 1} = P_0 \cdot P_1$$

37

System  
Design

## Transition Probabilities for Basic Gates



$$p_1 = (1 - p_a)(1 - p_b)$$

$$P_{0 \rightarrow 1} = p_0 p_1 = (1 - (1 - p_a)(1 - p_b))(1 - p_a)(1 - p_b)$$

- $\alpha_{0 \rightarrow 1}$  is a strong function of signal statistics

38

Integrated System  
Design